




Chip 35 | 0pM_asso




Chip 35 | 0pM_disso




Chip 35 | 100nM_asso




Chip 35 | 100nM_disso




Chip 35 | 100pM_asso




Chip 35 | 100pM_disso




Chip 35 | 10nM_asso




Chip 35 | 10nM_disso




Chip 35 | 1nM_asso




Chip 35 | 1nM_disso




Chip 37 | 0pM_asso




Chip 37 | 0pM_disso




Chip 37 | 100nM_asso




Chip 37 | 100nM_disso




Chip 37 | 100pM_asso




Chip 37 | 100pM_disso




Chip 37 | 10nM_asso




Chip 37 | 10nM_disso




Chip 37 | 1nM_asso




Chip 37 | 1nM_disso




Chip 39 | 0pM_asso




Chip 39 | 0pM_disso




Chip 39 | 100nM_asso




Chip 39 | 100nM_disso




Chip 39 | 100pM_asso




Chip 39 | 100pM_disso




Chip 39 | 10nM_asso




Chip 39 | 10nM_disso




Chip 39 | 1nM_asso




Chip 39 | 1nM_disso




Chip 40 | 0pM_asso




Chip 40 | 0pM_disso




Chip 40 | 100nM_asso




Chip 40 | 100nM_disso




Chip 40 | 100pM_asso




Chip 40 | 100pM_disso




Chip 40 | 10nM_asso




Chip 40 | 10nM_disso




Chip 40 | 1nM_asso




Chip 40 | 1nM_disso




Chip 41 | 0pM_asso




Chip 41 | 0pM_disso




Chip 41 | 100nM_asso




Chip 41 | 100nM_disso




Chip 41 | 100pM_asso




Chip 41 | 100pM_disso




Chip 41 | 10nM_asso




Chip 41 | 10nM_disso




Chip 41 | 1nM_asso




Chip 41 | 1nM_disso




Chip 46 | 0pM_asso




Chip 46 | 0pM_disso




Chip 46 | 100nM_asso




Chip 46 | 100nM_disso




Chip 46 | 100pM_asso




Chip 46 | 100pM_disso




Chip 46 | 10nM_asso




Chip 46 | 10nM_disso




Chip 46 | 1nM_asso




Chip 46 | 1nM_disso




Chip 53 | 0pM_asso




Chip 53 | 0pM_disso




Chip 53 | 100nM_asso




Chip 53 | 100nM_disso




Chip 53 | 100pM_asso




Chip 53 | 100pM_disso




Chip 53 | 10nM_asso




Chip 53 | 10nM_disso




Chip 53 | 1nM_asso




Chip 53 | 1nM_disso




Chip 55 | 0pM_asso




Chip 55 | 0pM_disso




Chip 55 | 100nM_asso




Chip 55 | 100nM_disso




Chip 55 | 100pM_asso




Chip 55 | 100pM_disso




Chip 55 | 10nM_asso



Chip 55 | 10nM_disso



Chip 55 | 1nM_asso



Chip 55 | 1nM_disso

